Test Vector Reordering Method for Low Power Testing: Test Vector Reordering Method for Minimizing Power Dissipation in VLSI Circuits using Functional Metrics

Allgemein

Marke
LAP Lambert Academic Publishing

Eigenschaften

Menü