Energy Efficient Design Techniques On FPGA: Low power Design Goal with Capacitance Scaling, Thermal Aware, HSTL, SSTL & LVCMOS IO Standard and Frequency Scaling

Erkunden Sie fortgeschrittene Techniken zur Energieeinsparung in FPGA‑Systemen: adaptive Kapazitätsanpassung, thermische Optimierung, HSTL-, SSTL- ...
Madhok Energy Efficient Design Energy Efficient Design Design Goal
Wo zu kaufen (2) Eigenschaften
Gesponsert
Energy Efficient Design Techniques On FPGA: Low power Design Goal with Capacitance Scaling, Thermal Aware, HSTL, SSTL & LVCMOS IO Standard and Frequency Scaling
Medimops DE
61.34 EUR
Preis aktualisiert am: 28-07-2026 00:02:47
Siehe Produktangebot
Gesponsert
Energy Efficient Design Techniques On FPGA, Fachbücher von Bishwajeet Pandey, Shivani Madhok
Galaxus.de
61.90 EUR
Preis aktualisiert am: 29-07-2026 01:40:37
Siehe Produktangebot

Allgemein

Marke
Shivani Madhok
ISBN
Shivani Madhok 3659357707

Eigenschaften

Ähnliche Produkte

System-Level Design Techniques for Energy-Efficient Embedded Systems
System-Level Design Techniques for Energy-Efficient Embedded Systems
Produkt anzeigen
SRAM Design for Wireless Sensor Networks
SRAM Design for Wireless Sensor Networks
Produkt anzeigen
Low-Power Analog Techniques Sensors for Mobile Devices and Energy Efficient Amplifiers
Low-Power Analog Techniques Sensors for Mobile Devices and Energy Efficient Amplifiers
Produkt anzeigen
SRAM Design for Wireless Sensor Networks
SRAM Design for Wireless Sensor Networks
Produkt anzeigen
System-Level Design Techniques for Energy-Efficient Embedded Systems
System-Level Design Techniques for Energy-Efficient Embedded Systems
Produkt anzeigen
AN ENERGY-EFFICIENT ARCHITECTURE DESIGN FOR WIRELESS SENSOR NETWORKS
AN ENERGY-EFFICIENT ARCHITECTURE DESIGN FOR WIRELESS SENSOR NETWORKS
Produkt anzeigen
Menü